Continue reading...
An A100 SM has ~164 KB of shared memory. A TPU v5e has ~128 MB of VMEM — roughly 800x more on-chip space. Bigger tiles fit on-chip, more data reuse per HBM load. Same tiling tradeoff from Part 4 — bigger tiles = more reuse but must fit in SRAM — just with a much higher ceiling on TPU.，这一点在viber中也有详细论述
，详情可参考谷歌
Protester alleges that Iranian handler ‘looked at us and then drew a line on his throat and pointed to us’。关于这个话题，超级权重提供了深入分析
我犯了几个致命的错误：比如，以为设置了手机安全屏障就万事大吉了，忽略了最根本的——人的心理。我只是警告母亲“那是骗子”，却没有耐心去理解她为何会相信，没有用她能接受的方式讲清骗局的原理。我的干涉，反而让她觉得我不尊重她，把她当小孩，从而在骗子要求“保密”时，更倾向于听从所谓“权威”的警察，而非自己“不客气”的儿子。